Follow
César Alejandro Hernández Calderón
César Alejandro Hernández Calderón
Verified email at bsc.es - Homepage
Title
Cited by
Cited by
Year
A risc-v simulator and benchmark suite for designing and evaluating vector architectures
C Ramírez, CA Hernández, O Palomar, O Unsal, MA Ramírez, A Cristal
ACM Transactions on Architecture and Code Optimization (TACO) 17 (4), 1-30, 2020
282020
An academic risc-v silicon implementation based on open-source components
J Abella, C Bulla, G Cabo, FJ Cazorla, A Cristal, M Doblas, R Figueras, ...
2020 XXXV conference on design of circuits and integrated systems (DCIS), 1-6, 2020
212020
Vitruvius+: an area-efficient RISC-V decoupled vector coprocessor for high performance computing applications
F Minervini, O Palomar, O Unsal, E Reggiani, J Quiroga, J Marimon, ...
ACM Transactions on Architecture and Code Optimization 20 (2), 1-25, 2023
202023
Lagarto I RISC-V multi-core: research challenges to build and integrate a network-on-chip
NI Leyva-Santes, I Pérez, CA Hernández-Calderón, E Vallejo, M Moretó, ...
Supercomputing: 10th International Conference on Supercomputing in Mexico …, 2019
132019
Data-rate-aware FPGA-based acceleration framework for streaming applications
S Rezaei, CA Hernandez-Calderon, S Mirzamohammadi, E Bozorgzadeh, ...
2016 International Conference on ReConFigurable Computing and FPGAs …, 2016
122016
Lagarto I–Una plataforma hardware/software de arquitectura de computadoras para la academia e investigación
C Ramírez, C Hernández, CR Morales, GM García, LA Villa, MA Ramírez
Research in Computing Science 137, 19-28, 2017
102017
Las teorías de la psicología educativa: análisis por dimensiones educativas
C Hernández, P García
Programa de Publicaciones de material didáctico. Facultad de Psicología UNAM, 1991
81991
DVINO: A RISC-V vector processor implemented in 65nm technology
G Cabo, G Candón, X Carril, M Doblas, M Domínguez, A González, ...
2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS), 1-6, 2022
62022
A RISC-V simulator and benchmark suite for designing and evaluating vector architectures
CR Lazo, CA Hernández, O Palomar, OS Unsal, MA Ramírez, A Cristal
arXiv preprint arXiv:2111.01949, 2021
12021
Sargantana: An Academic SoC RISC-V Processor in 22nm FDSOI Technology
M Doblas, G Candón, X Carril, M Domínguez, E Erra, A González, ...
2023 38th Conference on Design of Circuits and Integrated Systems (DCIS), 1-6, 2023
2023
Lagarto I-Una plataforma hardware/software de arquitectura de computadoras para la academia e investigación
C Ramirez Lazo, C Alejandro Hernandez, C Rojas Morales, ...
arXiv e-prints, arXiv: 2202.13236, 2022
2022
Lagarto: Un proyecto para el desarrollo de CPU’sy Aceleradores hardware con ISA de código abierto para la academia, la investigación y la industria.
MA Ramírez Salinas, LA Villa Vargas, CA Hernández Calderón, ...
Días Virtuales/Grids-Supercómputo/2022, 2022
2022
DVINO: A RISC-V vector processor implemented in 65nm technology
G Cabo Pitarch, G Candon, X Carril, M Doblas Font, ...
DCIS 2022: proceedings of the 37th Conference on Design of Circuits and …, 2022
2022
Automatic code generator for a customized high performance microprocessor simulator
A Cristóbal-Salas, JD Santiago-Domínguez, B Santiago-Vicente, ...
Supercomputing: 9th International Conference, ISUM 2018, Mérida, Mexico …, 2019
2019
3D image reconstruction system for cancerous tumors analysis based on diffuse optical tomography with blender
MA Ramírez-Salinas, LA Villa-Vargas, NI Leyva-Santes, ...
Supercomputing: 9th International Conference, ISUM 2018, Mérida, Mexico …, 2019
2019
Supercomputing: 9th International Conference, ISUM 2018, Mérida, Mexico, March 5–9, 2018, Revised Selected Papers
M Torres, J Klapp, I Gitler, A Tchernykh
Springer, 2018
2018
Lagarto: First Silicon RISC-V Academic Processor Developed in Spain
J Abella, G Cabo, FJ Cazorla, A Cristal, R Figueras, A González, ...
Dispositivo micro controlado utilizando ultrasonido, para determinar el volumen de líquido de un depósito con forma conocida.
IIMDELAD DE
Una Propuesta de Modelado de Tiempos de Ejecución para Tareas en Tiempo Real Utilizando Autómatas Celulares
GL Pedro, HC César, AG Jesús
The system can't perform the operation now. Try again later.
Articles 1–19