Loading...
The system can't perform the operation now. Try again later.
Citations per year
Duplicate citations
The following articles are merged in Scholar. Their
combined citations
are counted only for the first article.
Merged citations
This "Cited by" count includes citations to the following articles in Scholar. The ones marked
*
may be different from the article in the profile.
Add co-authors
Co-authors
Follow
New articles by this author
New citations to this author
New articles related to this author's research
Email address for updates
Done
My profile
My library
Metrics
Alerts
Settings
Sign in
Sign in
Get my own profile
Co-authors
Marisa Lopez-Vallejo
IPT Center, UPM
Verified email at die.upm.es
j. grajal de la fuente
Universidad Politécnica de Madrid
Verified email at gmr.ssr.upm.es
Follow
Samuel López Asunción
Predoctoral Researcher,
Universidad Politécnica de Madrid
Verified email at upm.es -
Homepage
Neuromorphic computing
Spiking neural networks
Hardware acceleration
RISC-V architectures
Articles
Co-authors
Title
Sort
Sort by citations
Sort by year
Sort by title
Cited by
Cited by
Year
Enabling Efficient On-Edge Spiking Neural Network Acceleration with Highly Flexible FPGA Architectures
S López-Asunción, P Ituero
Preprints
, 2024
2024
Flexible Deep-pipelined FPGA-based Accelerator for Spiking Neural Networks
S López-Asunción, PI Herrero
2023 38th Conference on Design of Circuits and Integrated Systems (DCIS), 1-6
, 2023
2023
Data Synchronization in Non-Uniform Latency Custom DSP Designs
S López–Asunción, P Ituero, M Lopez–Vallejo, J Grajal
2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS), 01-06
, 2022
2022
Algorithm-Architecture Optimization for Linear and Quadratic Regression on Reconfigurable Platforms
SL Asunción, M Lopez-Vallejo, J Grajal
2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS), 1-6
, 2020
2020
The system can't perform the operation now. Try again later.
Articles 1–4
Show more
Privacy
Terms
Help
About Scholar
Search help