Follow
Diya Joseph
Title
Cited by
Cited by
Year
TCOR: A Tile Cache with Optimal Replacement
D Joseph, JL Aragón, JM Parcerisa, A González
2022 IEEE International Symposium on High-Performance Computer Architecture …, 2022
92022
An exercise on hardware/software codesign following the RISC model
D Joseph, G Kaur, P Chakraborty
Computer Applications in Engineering Education 24 (2), 305-312, 2016
62016
DTexL: Decoupled Raster Pipeline for Texture Locality
D Joseph, JL Aragón, JM Parcerisa, A González
2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO), 213-227, 2022
22022
A multipurpose toolkit for teaching DSP in an undergraduate course
D Joseph, P Chawla, H Chander, TK Rawat
Computer Applications in Engineering Education 25 (3), 530-541, 2017
12017
WaSP: Warp Scheduling to Mimic Prefetching in Graphics Workloads
D Joseph, JL Aragón, JM Parcerisa, A Gonzalez
arXiv preprint arXiv:2404.06156, 2024
2024
Boustrophedonic Frames: Quasi-Optimal L2 Caching for Textures in GPUs
D Joseph, JL Aragón, JM Parcerisa, A González
2023 32nd International Conference on Parallel Architectures and Compilation …, 2023
2023
Microarchitectural simulator for shader cores in a modern GPU simulation infrastructure
D Joseph
Universitat Politècnica de Catalunya, 2019
2019
Liang, Shuhao 297
P Abad, ME Acacio, A Agrawal, GG Akbulut, E Aliaj, M Almasri, J An, ...
The system can't perform the operation now. Try again later.
Articles 1–8