Follow
Junkang Zhu
Title
Cited by
Cited by
Year
An 8-bit 20.7 TOPS/W multi-level cell ReRAM-based compute engine
JM Correll, L Jie, S Song, S Lee, J Zhu, W Tang, L Wormald, J Erhardt, ...
2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and …, 2022
222022
Contextual similarity regularized metric learning for person re-identification
J Wang, J Zhu, Z Wang, C Gao, N Sang, R Huang
2016 23rd International Conference on Pattern Recognition (ICPR), 2048-2053, 2016
32016
Arvon: A Heterogeneous SiP Integrating a 14nm FPGA and Two 22nm 1.8TFLOPS/W DSPs with 1.7Tbps/mm2 AIB 2.0 Interface to Provide Versatile Workload …
W Tang, SG Cho, TT Hoang, J Botimer, WQ Zhu, CC Chang, CH Lu, J Zhu, ...
2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and …, 2023
12023
eNODE: Energy-Efficient and Low-Latency Edge Inference and Training of Neural ODEs
J Zhu, Y Tao, Z Zhang
2023 IEEE International Symposium on High-Performance Computer Architecture …, 2023
12023
Vota: A heterogeneous multicore visual object tracking accelerator using correlation filters
J Zhu, W Tang, CE Lee, H Ye, E McCreath, Z Zhang
IEEE Journal of Solid-State Circuits 57 (11), 3490-3502, 2022
12022
VOTA: A 2.45 TFLOPS/W heterogeneous multi-core visual object tracking accelerator based on correlation filters
J Zhu, W Tang, CE Lee, H Ye, E McCreath, Z Zhang
2021 Symposium on VLSI Circuits, 1-2, 2021
12021
Arvon: A Heterogeneous System-in-Package Integrating FPGA and DSP Chiplets for Versatile Workload Acceleration
W Tang, SG Cho, TT Hoang, J Botimer, WQ Zhu, CC Chang, CH Lu, J Zhu, ...
IEEE Journal of Solid-State Circuits, 2023
2023
The system can't perform the operation now. Try again later.
Articles 1–7