Follow
Taesik Na
Taesik Na
Instacart
Verified email at instacart.com
Title
Cited by
Cited by
Year
Edge-host partitioning of deep neural networks with feature space encoding for resource-constrained internet-of-things platforms
JH Ko, T Na, MF Amir, S Mukhopadhyay
2018 15th IEEE International Conference on Advanced Video and Signal Based …, 2018
181*2018
ReRAM-based processing-in-memory architecture for recurrent neural network acceleration
Y Long, T Na, S Mukhopadhyay
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26 (12 …, 2018
1192018
Cascade Adversarial Machine Learning Regularized with a Unified Embedding
T Na, JH Ko, S Mukhopadhyay
International Conference on Learning Representations (ICLR), 2018
1152018
Pushing the limits of narrow precision inferencing at cloud scale with microsoft floating point
B Darvish Rouhani, D Lo, R Zhao, M Liu, J Fowers, K Ovtcharov, ...
Advances in neural information processing systems 33, 10271-10281, 2020
942020
A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM with dual-error detection and PVT-tolerant data-fetch scheme
K Sohn, T Na, I Song, Y Shim, W Bae, S Kang, D Lee, H Jung, S Hyun, ...
IEEE journal of solid-state circuits 48 (1), 168-177, 2012
772012
Design of an energy-efficient accelerator for training of convolutional neural networks using frequency-domain computation
JH Ko, B Mudassar, T Na, S Mukhopadhyay
Proceedings of the 54th Annual Design Automation Conference 2017, 1-6, 2017
71*2017
3-D stacked image sensor with deep neural network computation
MF Amir, JH Ko, T Na, D Kim, S Mukhopadhyay
IEEE Sensors Journal 18 (10), 4187-4199, 2018
562018
On-chip training of recurrent neural networks with limited numerical precision
T Na, JH Ko, J Kung, S Mukhopadhyay
2017 International Joint Conference on Neural Networks (IJCNN), 3716-3723, 2017
502017
Adaptive weight compression for memory-efficient neural networks
JH Ko, D Kim, T Na, J Kung, S Mukhopadhyay
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017 …, 2017
472017
Speeding up convolutional neural network training with dynamic precision scaling and flexible multiplier-accumulator
T Na, S Mukhopadhyay
Proceedings of the 2016 International Symposium on Low Power Electronics and …, 2016
442016
14.7 A modular hybrid LDO with fast load-transient response and programmable PSRR in 14nm CMOS featuring dynamic clamp tuning and time-constant compensation
X Liu, HK Krishnamurthy, T Na, S Weng, KZ Ahmed, K Ravichandran, ...
2019 IEEE International Solid-State Circuits Conference-(ISSCC), 234-236, 2019
392019
DeepTrain: A programmable embedded platform for training deep neural networks
D Kim, T Na, S Yalamanchili, S Mukhopadhyay
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2018
312018
Delay-locked loop circuit and method of controlling the same
TS Na, ID Song
US Patent 9,077,350, 2015
292015
A ferroelectric FET based power-efficient architecture for data-intensive computing
Y Long, T Na, P Rastogi, K Rao, AI Khan, S Yalamanchili, ...
Proceedings of the International Conference on Computer-Aided Design, 1-8, 2018
252018
Camel: An adaptive camera with embedded machine learning-based sensor parameter control
BA Mudassar, P Saha, Y Long, MF Amir, E Gebhardt, T Na, JH Ko, M Wolf, ...
IEEE Journal on Emerging and Selected Topics in Circuits and Systems 9 (3 …, 2019
222019
Design and analysis of a neural network inference engine based on adaptive weight compression
JH Ko, D Kim, T Na, S Mukhopadhyay
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2018
182018
A single-chip image sensor node with energy harvesting from a CMOS pixel array
JH Ko, MF Amir, KZ Ahmed, T Na, S Mukhopadhyay
IEEE Transactions on Circuits and Systems I: Regular Papers 64 (9), 2295-2307, 2017
172017
Mixture of pre-processing experts model for noise robust deep learning on resource constrained platforms
T Na, M Lee, BA Mudassar, P Saha, JH Ko, S Mukhopadhyay
2019 International Joint Conference on Neural Networks (IJCNN), 1-7, 2019
162019
Duty correcting circuit, delay-locked loop circuit and method of correcting duty
TS Na, JB Kim
US Patent 8,542,045, 2013
132013
Phase interpolator and delay locked-loop circuit
TS Na, Y Kim
US Patent 8,373,475, 2013
132013
The system can't perform the operation now. Try again later.
Articles 1–20